Abstract-A Hall magnetic sensor working in the current domain and its electronic interface are presented. The paper describes the physical sensor design and implementation in a standard CMOS technology, the transistor level design of its high sensitive front-end together with the sensor experimental characterization. The current-mode Hall sensor and the analog readout circuit have been fabricated using a 0.18-CMOS technology. The sensor uses the current spinning technique to compensate for the offset and provides a differential current as an output signal. The measured sensor power consumption and residual offset are 120 and 50 , respectively.
I
N RECENT years, Hall sensors became widely used because of their compatibility with modern semiconductor technologies. In particular, there are on the market applications for proximity switching, positioning, speed detection, and current sensing that use integrated Hall sensors fabricated in low-cost complementary metal-oxide-semiconductor (CMOS) technologies.
Since the Hall sensors convert a magnetic field into an electrical signal, either voltage or current, we distinguish between operation in voltage or current mode. For both modes, the biasing is a constant voltage or a constant current. In the voltage mode, the magnetic field (orthogonal to the Hall plate) is converted into an output voltage, as shown in Fig. 1(a) . The layout permits current spinning, a technique used to compensate for the offset. The output voltage is typically in the order of micro-to millivolt and, therefore, it must be amplified before being transmitted to the outside world. A chain of amplifiers, often directly integrated on the same silicon chip, amplifies the signal by factors that can go up to 1000. Important features for qualifying Hall sensors are signal-to-noise ratio (SNR), residual offset, and sensitivity and offset temperature dependent drifts. Several techniques have been developed for improving these characteristics, [1] - [6] . In particular, works reported in [3] and in [4] present Hall sensor microsystems operating in the voltage mode The authors are with the Department of Electrical, Computer and Biomedical Engineering of the University of Pavia, 27100 Pavia, Italy (e-mail: hadi.heidari@unipv.it; edoardo.bonizzoni@unipv.it; u.gatti@redcatdevices.it; franco. maloberti@unipv.it).
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Digital Object Identifier 10.1109/TCSI.2015.2415173 achieving a temperature sensitivity lower than 100 . The result is made possible by continuous time measurement and calibration of the device sensitivity. The same techniques are effective to compensate for drifts due to mechanical stresses and ageing. The work described in [6] focuses on the reduction of input referred noise and power consumption. The Hall microsystem uses current spinning and a delta-sigma modulator employing a switched biasing amplifier. The measured input referred noise is reduced down to 25 , a remarkable value, but the power consumption is 4.5 mW.
The current mode is an alternative to the widely used voltage mode. The output is a current and the configuration is like the one of Fig. 1(b) . Even in this case, the shape of the sensor allows current spinning. The bias current, , enters into two consecutive arms (A and B in the figure); for zero magnetic field, it is split in two equal parts, assuming that the voltages of terminals C and D are equal. A magnetic field orthogonal to the Hall plate unbalances the sensor giving rise to different output currents, and , equal to . The difference of these two currents can be represented by an equivalent current source of a Hall current, , which is proportional to the applied magnetic field.
The effectiveness of Hall devices is measured by the sensitivity. It corresponds to the output quantity for unity supply quantity and magnetic field. Table I gives the sensitivity definitions for the two types of Hall devices.
This paper describes the design of a current mode Hall microsystem and its electronic interface. The prototype has been fabricated in a standard 0.18-CMOS technology. The system consists of two Hall plates driven in the current mode able to provide a differential output current proportional to the applied magnetic field. The offset caused by possible mismatch in Hall plates dimensions is canceled out by means of current spinning. A fully differential chopper stabilized current integrator cascaded to the sensor determines the output voltage. Experimental results are reported.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The paper is organized as follows. Section II provides the sensor and the readout circuit implementation details while Section III discusses the simulation results achieved in COMSOL Multiphysics environment of the designed Hall plate. Section IV presents the experimental verification of both the sensor and the entire microsystem while Section V draws the conclusions.
II. SYSTEM DESIGN
A current-mode Hall device typically generates small output currents, in the nano-to microampere range for very small bias currents. Fig. 2 shows three possible non-sampled techniques for the I/V conversion: the common-gate detection, the resistive detection, and the integrating detection, [7] . For the solution of Fig. 2(a) , the Hall currents, , flow into the sources of a common-gate stage (N-channel input). The input resistances and the thermal noise currents depend on the transconductance of the input transistors. Therefore, in order to have a good SNR, a relatively large bias current, , is required. The resistive detection of Fig. 2(b) uses a resistance, , to convert the sensor current into voltage. In this case, the resistance itself is the main noise source. This limits the maximum transresistance gain of the sensor interface. The third method, shown in Fig. 2(c) , integrates the currents over the capacitor for a given period of time after a reset. The method grants better noise performances, [7] , [8] , and provides a transresistance gain proportional to the integration time.
The first scheme is pseudo-differential, the other fully differential. For all of them, the equivalent offset of the measure circuit causes an offset in the differential current. If significant, it is necessary to compensate for the limit. In order to quantify the consequence of the offset, we can use the equivalent circuit of the sensor depicted in Fig. 2(d) , [9] . Simple calculations show that an offset unbalancing nodes C and D causes a current difference, , equal to
It is proportional to the offset voltage and is independent on the bias current. A fitting of the designed Hall sensor with the electrical model of Fig. 2 (d) provides and . With these values, an offset of 4 mV causes a current imbalance . If the current sensitivity is 3%/T, it is required to use for generating equal signal current with a 1-mT magnetic field.
This project avoids the limit by using a chopper stabilized op-amp [10] . Fig. 3 shows the block diagram of the architecture. It uses two current-driven Hall plates to form a twin horizontal Hall sensor. They provide two differential output currents, and , which are integrated for a given time-slot. The digital unit controls the circuit and generates the phases necessary for chopper and current spinning operations.
A. Horizontal Current Mode Twin Hall Sensor
For an optimal design of the Hall structures, it is necessary to account for noise, offset, and sensitivity. This has been done using the software COMSOL Multiphysics. Reference [9] shows that the cross-shaped layout is a good choice for a minimum noise, residual offset and good sensitivity. In addition, the symmetry of the cross-shaped layout enables current spinning [11] . Fig. 4 shows the four configurations for each 90 rotation. The graph at the bottom of the figure conceptually shows the output offset during the four states. Every fourth phase, the average of the offset is zero.
Since simulations show that the optimal sensitivity is for relatively low doping, an N-well layer makes the Hall plate. A shallow highly doped top layer that covers the surface of the active area significantly reduces the 1/f noise. The four contact , it is necessary to subtract this term from the two outputs. This is done by using a twin cross-shaped Hall sensor, as shown in Fig. 6 . The bias current, , is injected into two shorted terminals of the cross shaped plate A and the same amount of current is drained from two shorted terminals of the Hall plate B. With no magnetic field, the sensor structure is balanced, thus making null the output currents, and . When an external magnetic field orthogonal to the sensor plane, , is applied, the sensor is unbalanced and, as mentioned, the output currents become (2) (3) where the currents, , proportional to the current mode sensitivity, depend on the sensor geometry, physical parameters, and temperature.
As evident from Fig. 6 , the differential output current is twice the Hall current. The solution is also suitable for the current spinning technique.
B. Twin Sensor Current Bias
The schematic of Fig. 6 uses two nominally equal current generators. A possible mismatch between them causes an unwanted common mode current at the outputs. The limit is avoided by the feedback control shown in Fig. 7 . The high compliance cascode P-channel current mirror replicates and injects the bias current, , into the Hall sensor A. The N-channel cascode current mirror sinks a current lower than the nominal value, thus leaving room for the common mode control. The missing current is determined by the common mode feedback (CMFB) made by the P-channel differential pair , sensitive to the common mode voltage of the output terminals.
C. Current Spinning
The current spinning technique, [12] , periodically interchanges output and supply terminals of Hall plates so that the bias current enters in each pair of terminals whereas a corresponding offset appears at the output. For the twin structure, the sensor A rotates clockwise while the sensor B rotates anti-clockwise, as shown in Fig. 8 . At the end of a full spinning cycle, the average of the offset becomes zero. The spinning can be realized with a clockwise or an anti-clockwise rotation. Since there is the possibility of second order asymmetry, the direction of the spinning rotation is programmable by changing the clock phase generator. Fig. 8 shows the two sensors and related switches. Phases , , , and (given in Fig. 9 ) drive them so that during each phase two sensor terminals are connected to the bias generators and the other two to the outputs. The switches are complementary CMOS pairs.
D. Readout Circuit
The block diagram of Fig. 3 includes an op-amp. Its integration of the signal current over the capacitances gives rise to complementary voltage ramps at the output. However, its finite gain, , affects the accuracy of the measure because of the voltage at the input terminals which unbalances the magnetic sensors. If the maximum swing of the complementary ramps is 0.4 V, a DC gain higher than 100 dB unbalances the input by . This high gain is obtained with the fully differential scheme of Fig. 10 . It is a two stages amplifier. Each stage is a cascode. The coupling between the two stages uses source followers to accommodate the voltage room necessary for the current chopping of the first stage. The common mode feedback uses a resistors averaging network. The value of is large (1 ) and does not affect the gain of the second stage. The simulated DC gain is 109 dB and the GBW is 11 MHz. The chopping frequency used in the chopper is such that an integer number of spinning periods is performed within each chopping phase. Therefore, the offset affects an integer number of spinning cycles with positive sign and the same number of spinning periods with the negative sign. Moreover, the integration of the signal lasts for an integer number of chopping periods. 
E. Digital Control Unit, Output SC Filter, and Read-Out Operation
A digital control unit generates all the signals necessary for current spinning, reset, integration cycles, chopper and output switched-capacitor filter (Fig. 11) . It uses an external master clock of . The read-out operation starts with a reset (phase shown in Fig. 11 ) of the integrating capacitors, . The measure (phase ) lasts for an integer number, , of current spinning cycles, digitally controlled. The amplifier differential output voltage becomes (4) At the end of the integration period, the twin sensor output currents and are disconnected from the readout circuit and the output voltages and are available for further processing or for output sampling.
A typical processing chain moves the signal generated by the front end into the digital domain by means of a suitable A/D converter. This design does not include the conversion on chip and provides at the output the analog differential signal. In order to avoid output buffers, two switched-capacitor RC networks drive the output pins as shown in Fig. 11 . During the integration phase , the op-amp is load-free and the output pins are pre-charged to the common mode voltage,
. At the end of the integration phase, the small switched capacitors 
III. SIMULATION RESULTS
The study, design and performance optimization of the single Hall plate and the twin sensor have been carried out with the software COMSOL Multiphysics. It is used to estimate the currents distribution in the Hall devices with and without magnetic field and to account for possible geometrical mismatches. Table II summarizes the parameters used in the simulations. They correspond to the available technology. Fig. 12 shows the geometry of a single Hall plate with width and length of 8 . The figure also shows the surface electrical distribution when a magnetic field of 20 mT is applied and the arising current density distribution (indicated by the arrows). The simulation uses the nominal bias current of 12 injected in terminals A and B. The voltage drop across the device is 44.6 mV. The surface electric potential distribution seems symmetrical, but the small asymmetry caused by the magnetic field determines a difference in the output currents, as Fig. 13 shows. A swing of the magnetic field from 0 to 20 mT gives rise to a linear response with maximum differential output current of 3.4 nA. The resulting sensitivity is 1.42%/T. The value can be increased by using a well with lower doping and lower thickness. The Hall current and, hence, the sensitivity depends on the geometry of the device and on physical parameters. It is given by (5) where is the geometry parameter, the Hall factor, the thickness of the sensor, and the carrier concentration, [1] .
A. Single Horizontal Cross-Shaped Hall Plate
COMSOL Multiphysics simulations determine the optimal dimensions of the cross-shaped sensor. This study uses a total length of 8 and the inner square varying from 1 to 8 . Fig. 15 shows the results for a constant bias current of 12 and 20-mT magnetic field. The sensitivity goes from a minimum of 0.37%
to an optimum value (1.42% ) for . The sensitivity depends on temperature because the Hall factor depends on temperature. This because of the variation of carriers concentration, , and carriers mobility, , [13] . COMSOL Multiphysics simulations verify the expected behavior, as Fig. 16 shows. The figure considers the relatively low temperature range, from to . Even for this simulation the bias current is 12 and the applied magnetic field is 20 mT. Since the sensitivity significantly changes above the room temperature, as it happens for all the Hall sensors, suitable correcting methods will be necessary. Fig. 17 shows the model geometry of the simulated twin Hall sensor. The figure shows the simulated surface electrical distribution and the current distribution when a perpendicular magnetic field of 20 mT is applied. The plot is for a bias current of 12 injected in terminals and of the first plate and drained from terminals and of the second plate. In the same conditions, Fig. 18 plots the two output currents, and , as a function of the magnetic field applied in the range from 0 to 20 mT. The result confirms the expectations.
B. Twin Horizontal Cross-Shaped Hall Plate

IV. MEASUREMENT RESULTS
The proposed sensor microsystem has been fabricated in a standard 0.18-TSMC CMOS process with 6 metal and 2 poly layers. The chip microphotograph including the 24 pins is shown in Fig. 19(a) . The chip area is . Fig. 19(b) shows a detail of the microphotograph with back-annotated layout of the sensor plates and relevant switches: they occupy an active area of . The readout circuit area is . The supply voltage of the entire chip is 1.8 V and the master clock is at 1 MHz. The test chip permits to measure the sensor performance with [14] and without [11] the readout circuit. Fig. 20 shows the measurement setup. A digital signal generator/analyzer (NI PXI-6552) provides the master clock. Two Helmholtz coils connected in series produce a nearly uniform magnetic field in middle of the two coils, [15] . The applied magnetic field ranges from 0 to 10 mT. Fig. 21 plots the measured differential sensor output current, , before the sensor interface as a function of the bias current for three different magnetic fields, 5 mT, 7.5 mT, and 10 mT.
ranges from 0 to 48 . The figure shows that within the measure accuracy the sensor is linear with respect to the applied magnetic field. and a magnetic field of 5 mT. Fig. 22 gives the sensitivity (measured before the sensor interface), , as a function of the sensor bias current (ranging from 6 to 48 ) for the above external magnetic fields. Fig. 23 plots the distribution of the sensitivity (measured before the sensor interface), , obtained after 70 measurements repeated on the same sample in the same conditions (sensor bias current and magnetic field equal to 30 and 5 mT, respectively). The achieved average value is 1.518% while the standard deviation is 0.0512% , equivalent to 11 bit. Fig. 24 shows the differential output voltage of the whole microsystem (twin sensor with readout circuit) as a function of the applied magnetic field. It ranges from 0 to 10 mT. The bias current is 36
. The sensors offset is less than 50 and the differential signal has a slope of about 8 mV/mT. The nonlinearity error, as Fig. 24 shows, is always lower than . The used integrating capacitor is 4 pF and the integration is for 64 clock periods, with a conversion rate of 15.625 kS/s. and an applied magnetic field of 7.5 mT, the final differential output voltage is the expected 390 mV. Table III summarizes the microsystem performance for a bias  current of 12 and provides a comparison of this work with other two recently published CMOS Hall sensors. The overall measured power consumption is about 120
. The readout section consumes 54
. The sensor and the relevant switches for current spinning measured power consumption is 65 .
V. CONCLUSION This paper described a magnetic current-mode Hall microsystem. Two Hall plates operating in the current mode and able to provide differential currents at the output nodes have been fabricated in a standard 0.18-CMOS process. The use of a low-noise chopper stabilized operational amplifier enables the integration of the signal current and ensures good voltage sensitivity. The measurement cycle starts with a reset phase followed by the integration of a multiple of full current spinning cycles. Measurement results show that the Hall sensor can achieve a sensitivity after the sensor interface better than 1660 V/A/mT when the magnetic field is in the range from 0 to 7 mT ( , 512 ). The use of the crossed-shaped Hall plates and a current-mode approach enables current spinning technique for offset cancellation. The overall measured offset, power consumption and the achieved voltage sensor sensitivity after the sensor interface are remarkable. 
